---
格式版本: 2
标题: "AMD to Bring UCIe Connectivity to Select AMD Versal Adaptive SoCs"
原文链接: "https://newsroom.amd.com/news/amd-brings-ucie-connectivity-versal-adaptive-socs/"
发布日期: "2026-08-25"
发布时间校准状态: "found"
发布时间需复核: "否"
发布时间来源: "rule:configured_publication_date_rule"
发布时间证据: "amd-newsroom-publication-date html:original: <time datetime=\"2026-08-25\""
发布时间校准原因: "信源发布日期识别规则直接确认发布时间"
发布时间校准置信度: "high"
发布时间候选数量: 1
发布时间严格候选数量: 1
发布时间原页读取状态: "source template page reused from URL open"
发布时间未找到原因: ""
发布时间校准时间: "2026-08-25T21:24:29+08:00"
发布时间仲裁状态: "skipped"
发布时间仲裁尝试次数: 0
发布时间仲裁耗时毫秒: 0
发现时间: "2026-08-25T21:23:43+08:00"
入库时间: "2026-08-25T13:24:29.438Z"
来源平台: "固定入口"
搜索渠道: "fixed_url"
搜索词: "https://newsroom.amd.com/"
匹配关键词:
  - "GPU"
  - "CPO"
  - "performance"
  - "latency"
  - "bandwidth"
  - "AI"
相关厂家:
  - "AMD"
相关专家:
  []
内容类型: "网页"
抓取工具: "Free Fetch + Defuddle"
清洗工具: "Defuddle Markdown + Defuddle/Readability 正文提取"
原始附件:
  []
AI优质: "否"
AI打分: 44
AI分档: "非优质"
AI质检状态: "不通过"
AI打分理由: "AMD官方发布Versal RF系列UCIe连接能力，属于嵌入式RF/chiplet互连技术，与超节点/AI Rack/机柜级AI基础设施主题无直接关联，虽有AI/CPO提及但非核心，整体偏离关注范围。"
AI质检模型: "ali-deepseek-v4-flash"
AI质检时间: "2026-08-25T21:24:40+08:00"
AI主题相关性: 2
AI来源权威性: 15
AI新颖性: 7
AI技术细节: 6
AI商业部署信号: 4
AI完整性: 10
图片摘要:
  - "✓ ./assets/img-7f4ac0c8.jpg | other | 5280750 Versal RF UCIe Graphic 1200x675 ALT"
  - "✓ ./assets/img-94c211cc.jpg | other | AMD Versal UCIe Infographic"
AI摘要: "AMD宣布将为部分Versal自适应SoC加入原生UCIe 1.1接口支持，首批是Versal RF系列，可让封装内的AMD SoC与第三方专用chiplet高速直连，支持多Tbps带宽与最高80 TOPS的DSP算力。"
AI摘要模型: "ali-deepseek-v4-flash"
AI摘要时间: "2026-09-07T02:09:59.432Z"
采集批次: "2026年8月25日21点23分42秒"
采集批次ID: "20260825-212342-957"
去重键: "https://newsroom.amd.com/news/amd-brings-ucie-connectivity-versal-adaptive-socs"
---

![5280750 Versal RF UCIe Graphic 1200x675 ALT](./assets/img-7f4ac0c8.jpg)

5280750 Versal RF UCIe Graphic 1200x675 ALT

**What’s the News?** AMD will offer the first Versal™ adaptive SoCs with native support for Universal Chiplet Interconnect Express (UCIe®) 1.1 interfaces,[^1] enabling low-power, high-bandwidth communication between co-packaged AMD adaptive SoCs and specialized chiplets.

**Why It Matters?** As designers seek greater flexibility, higher performance and faster development cycles, monolithic devices are giving way to modular chiplet-based systems built from specialized silicon components in a single package. UCIe, an open industry standard, allows system designers to combine specialized silicon in a single package instead of redesigning large monolithic SoCs or developing a new SoC for every application. This approach can reduce latency,[^2] power,[^3] size, development cost and complexity while accelerating time to market and giving designers greater flexibility to reuse proven silicon IP.

**What’s the Role of AMD?**

> The semiconductor industry is entering a new era where innovation is increasingly driven by chiplet architectures that combine specialized chiplets to meet specific use cases. AMD Versal RF Series chiplets are uniquely positioned to be the starting point to harness UCIe connectivity, bringing heterogeneous compute architecture with up to 80 TOPS of DSP compute, integrated RF converters and SWAP-C benefits to customers and unlocking the next generation of adaptive RF systems.

— Kirk Saban, corporate vice president, Product, Software and Solutions, AMD Embedded

**What Do Versal RF Devices Support?** AMD Versal™ RF Series devices will be the first Versal adaptive SoCs to enable UCIe 1.1 connectivity. They will support up to four independent UCIe-SP (standard-package) interfaces and up to two UCIe-AP (advanced-package) interfaces, providing multi-terabit per second aggregate in-package bandwidth. Additional AMD adaptive SoCs with UCIe support will be added as the market matures.

![AMD Versal UCIe Infographic](./assets/img-94c211cc.jpg)

Envisioned applications with commercial or custom UCIe chiplets: RF AFEs, AI, specialized compute, CPO / fiber.

**What Makes Versal RF Series Devices Unique?** Versal RF Series adaptive SoCs integrate high-resolution RF data converters, dedicated hard intellectual property (IP) for DSP, AI Engines and programmable logic in a single-chip device. They offer up to 80 TOPS (trillion operations per second) of heterogeneous DSP compute and significant SWAP-C (size, weight, power and cost) benefits by combining the functionality of six devices into a single package.

Adding UCIe connectivity will expand these capabilities significantly by allowing Versal RF Series chiplets to communicate directly with co-packaged chiplets optimized for specific workloads, such as:

- Third-party RF AFEs or data converters
- AI acceleration chiplets
- CPUs
- GPU specialized compute
- Custom security engines
- Communications processors
- Application-specific ASICs

**What Changes with Chiplets?** Chiplets move specialized functions closer together. Historically, integrating RF front ends, AI accelerators, optical interfaces, memory subsystems or custom ASICs required board-level connections that can add latency, power consumption, size and design complexity. UCIe provides a standardized in-package interconnect, enabling efficient communication between heterogeneous chiplets, including silicon from different vendors.

Benefits of UCIe will enable customers to build customized systems leveraging existing, proven chiplets, eliminating time and helping lower the cost to redesign large monolithic SoCs. These benefits include:

- High-bandwidth chiplet-to-chiplet communication
- Reduced latency and improved power efficiency compared to AMD devices with board-level GTM2 serialized interfaces [^2] [^3]
- Reuse of proven silicon IP
- Potential for lower development costs
- Faster time to market
- Design flexibility through chiplet integration

**What’s Next?** The introduction of UCIe connectivity for select Versal RF Series adaptive SoCs transforms the device into a scalable chiplet platform capable of serving a broad range of next-generation RF, AI, networking and communications applications and enables SWAP-C reduction.

Production chiplets are expected to be available with select Versal RF Series devices in the fourth quarter of 2027.

© 2026 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, Versal, and combinations thereof are trademarks of Advanced Micro Devices, Inc. UCIe and Universal Chiplet Interconnect Express are trademarks of Universal Chiplet Interconnect Express, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective owners. Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with the system manufacturer for specific features. No technology or product can be completely secure.

Topics [Embedded](https://newsroom.amd.com/category/adaptive-embedded/ "Primary category: Embedded") [#versal](https://newsroom.amd.com/tag/versal/)

Press inquiries: [corporate.pressinquiry@amd.com](mailto:corporate.pressinquiry@amd.com)

[^1]: Based on AMD internal analysis. Select AMD Versal RF adaptive SoCs with support for UCIe 1.1 interfaces, as of August 2026. (VER-114)

[^2]: Select AMD Versal RF adaptive SoCs with support for UCIe 1.1 specification offer lower latency than AMD adaptive SoCs with support for board-level GTM2 serialized interfaces. (VER-115)

[^3]: Based on AMD internal analysis, comparing the estimated energy efficiency for select Versal RF Series adaptive SoCs with UCIe 1.1. SP and AP interface support, defined as the energy consumed in (pJ/bit) to traverse from FDI to bump and back to FDI, with all the adapter and physical layer-related circuitry including, but not limited to, Tx, Rx, PLL, clock distribution, etc., versus the estimated energy per bit consumed by AMD adaptive SoCs, with support for board-level GTM2 serialized interfaces. (VER-116)