---
格式版本: 2
标题: "You Only Charge Once 2.0 : A End-to-End Analog Computing-in-Memory Architecture with Reconfigurable Switched Capacitors"
原文链接: "https://arxiv.org/abs/2608.11116"
发布日期: "2026-08-11"
发布时间校准状态: "found"
发布时间需复核: "否"
发布时间来源: "rule:local:strict_original_body"
发布时间证据: "**\\[v1\\]** Tue, 11 Aug 2026 16:24:12 UTC (10,517 KB)"
发布时间校准原因: "规则确认唯一严格发布时间，来源 local:strict_original_body"
发布时间校准置信度: "high"
发布时间候选数量: 18
发布时间严格候选数量: 6
发布时间原页读取状态: "source template page reused from URL open"
发布时间未找到原因: ""
发布时间校准时间: "2026-08-12T11:18:24+08:00"
发布时间仲裁状态: "skipped"
发布时间仲裁尝试次数: 0
发布时间仲裁耗时毫秒: 0
发现时间: "2026-08-12T11:16:29+08:00"
入库时间: "2026-08-12T03:18:24.176Z"
来源平台: "arXiv 学术论文搜索"
搜索渠道: "source_template"
搜索词: "https://arxiv.org/search/?query=performance&searchtype=all"
匹配关键词:
  - "performance"
  - "throughput"
相关厂家:
  []
相关专家:
  []
内容类型: "网页"
抓取工具: "Free Fetch + Defuddle"
清洗工具: "Defuddle Markdown + Defuddle/Readability 正文提取"
原始附件:
  []
AI优质: "否"
AI打分: 10
AI分档: "非优质"
AI质检状态: "不通过"
AI打分理由: "论文为模拟存内计算架构，与超节点/AI Rack/机柜级AI基础设施、供电、散热、互连、量产落地等核心主题完全无关。"
AI质检模型: "ali-deepseek-v4-flash"
AI质检时间: "2026-08-12T11:18:42+08:00"
AI主题相关性: 0
AI来源权威性: 5
AI新颖性: 3
AI技术细节: 2
AI商业部署信号: 0
AI完整性: 0
采集批次: "2026年8月12日2点04分20秒"
采集批次ID: "20260812-020420-289"
去重键: "https://arxiv.org/abs/2608.11116"
---

## Computer Science > Hardware Architecture

## Title:You Only Charge Once 2.0: A End-to-End Analog Computing-in-Memory Architecture with Reconfigurable Switched Capacitors

Authors:[Zihao Xuan](https://arxiv.org/search/cs?searchtype=author&query=Xuan,+Z), [Yewen Li](https://arxiv.org/search/cs?searchtype=author&query=Li,+Y), [Jia Chen](https://arxiv.org/search/cs?searchtype=author&query=Chen,+J), [Wei Xuan](https://arxiv.org/search/cs?searchtype=author&query=Xuan,+W), [Xiao Huo](https://arxiv.org/search/cs?searchtype=author&query=Huo,+X), [Fengbin Tu](https://arxiv.org/search/cs?searchtype=author&query=Tu,+F)

[View PDF](https://arxiv.org/pdf/2608.11116) [HTML (experimental)](https://arxiv.org/html/2608.11116v1)

> Abstract:Analog Computing-in-Memory (ACiM) accelerates deep neural networks by keeping weights inside memory arrays and executing dot products in the analog domain. However, modern ACiM accelerators are often limited by the "ADC wall": analog-to-digital converters consume a large fraction of energy and area, while bit-sliced execution repeatedly invokes these converters. Existing designs reduce this cost with low-resolution readout or time multiplexing, but they either lose output fidelity or introduce serialization overhead.  
> Charge-CIM addresses this bottleneck by using switched-capacitor charge redistribution as a unified computing and conversion substrate. The same capacitor fabric performs input conversion, analog MAC, weighted shift-and-add, and readout quantization, reducing both standalone converter overhead and intermediate ADC invocations. A differential readout path further combines paired partial sums during ADC quantization, providing a highly compact and energy-efficient solution for array integration. With dataflow architecture support, we evaluated Charge-CIM on a suite of DNN benchmarks, from CNNs to Transformer models, and experimental results show that Charge-CIM reduces ADC energy by 91.7% under our evaluation setup and improves energy efficiency by 2.7x and throughput by 2.0x compared to the state-of-the-art charge-domain CIM accelerator.

| Comments: |  |
| --- | --- |
| Subjects: | Hardware Architecture (cs.AR) |
| Cite as: | [arXiv:2608.11116](https://arxiv.org/abs/2608.11116) \[cs.AR\] |
|  | (or [arXiv:2608.11116v1](https://arxiv.org/abs/2608.11116v1) \[cs.AR\] for this version) |
|  | [https://doi.org/10.48550/arXiv.2608.11116](https://doi.org/10.48550/arXiv.2608.11116) |

## Submission history

From: Zihao Xuan \[[view email](https://arxiv.org/show-email/86bb52b3/2608.11116)\]  
**\[v1\]** Tue, 11 Aug 2026 16:24:12 UTC (10,517 KB)

[Which authors of this paper are endorsers?](https://arxiv.org/auth/show-endorsers/2608.11116) | Disable MathJax ([What is MathJax?](https://info.arxiv.org/help/mathjax.html))
