---
格式版本: 2
标题: "Switch Bottleneck: Why AI Infrastructure Has a Network Problem"
原文链接: "https://www.datacenterknowledge.com/switches-routers/the-switch-is-the-bottleneck-why-ai-infrastructure-has-a-network-problem"
发布日期: "2026-07-02"
发布时间校准状态: "found"
发布时间需复核: "否"
发布时间来源: "rule:scrape:provider_published_at"
发布时间证据: "provider publishedAt: 2026-07-02"
发布时间校准原因: "规则确认唯一严格发布时间，来源 scrape:provider_published_at"
发布时间校准置信度: "high"
发布时间候选数量: 3
发布时间严格候选数量: 1
发布时间原页读取状态: "原页面已读取"
发布时间未找到原因: ""
发布时间校准时间: "2026-07-26T15:46:57+08:00"
发布时间仲裁状态: "skipped"
发布时间仲裁尝试次数: 0
发布时间仲裁耗时毫秒: 0
发现时间: "2026-07-26T15:15:34+08:00"
入库时间: "2026-07-26T07:46:57.787Z"
来源平台: "Data Center Knowledge 搜索"
搜索渠道: "source_template"
搜索词: "https://www.datacenterknowledge.com/search?q=roadmap"
匹配关键词:
  - "roadmap"
  - "deployment"
  - "performance"
  - "latency"
  - "bandwidth"
相关厂家:
  - "NVIDIA"
相关专家:
  []
内容类型: "网页"
抓取工具: "Free Fetch + Defuddle"
清洗工具: "Defuddle Markdown + Defuddle/Readability 正文提取"
原始附件:
  []
AI优质: "否"
AI打分: 72
AI分档: "召回候选"
AI质检状态: "不通过"
AI打分理由: "文章聚焦AI基础设施网络瓶颈（交换机），涉及1.6Tb/s、光交换等技术细节，与超节点相关但偏网络层面，缺乏具体架构、商业落地信号，来源为专业媒体但非一手官方。"
AI质检模型: "deepseek-v4-flash"
AI质检时间: "2026-07-27T11:08:15+08:00"
AI主题相关性: 15
AI来源权威性: 12
AI新颖性: 13
AI技术细节: 14
AI商业部署信号: 10
AI完整性: 8
采集批次: "2026年7月26日2点27分21秒"
采集批次ID: "20260726-022721-515"
去重键: "https://www.datacenterknowledge.com/switches-routers/the-switch-is-the-bottleneck-why-ai-infrastructure-has-a-network-problem"
---

## The Switch Is the Bottleneck: Why AI Infrastructure Has a Network Problem

AI workloads are outpacing network capabilities, leaving expensive chips idle. Mark Rushworth explains why the switch is the bottleneck and how to fix it.

Getty Images

The rapid growth of AI workloads is exposing a critical bottleneck in infrastructure: the network. While compute power has surged, the ability of networks to keep pace has not. This imbalance is leaving some of the world’s most advanced chips underutilized, driving up costs and energy consumption.

A [study](https://newsletter.semianalysis.com/p/100000-h100-clusters-power-network) of Model Floating Point Operations Per Second (FLOPs) Utilization – a key indicator of computational efficiency – shows AI labs achieving just 35-40% Model Flop Utilization (MFU) on Nvidia H100S during trillion-parameter training runs, meaning the world’s most expensive chips are idle for more than half the time as they wait for data to arrive over the network.

The network fabric connecting compute is now the binding constraint on what AI systems can actually do. The architectural decisions being made now, stitching together components designed in isolation, will determine the cost, energy efficiency, and competitive viability of future AI infrastructure.

## Bandwidth Is Surging While the Network Can’t Keep Pace

AI training workloads are already moving beyond 400 Gb/s to 800 Gb/s, with 1.6 Tb/s line rates on the near-term roadmap, but raw link speed is only part of the problem.

As clusters scale to thousands of GPUs, the challenge shifts from raw connection speed to how efficiently the switching fabric coordinates data movement across all of them. This is a fundamentally harder engineering problem.

Network technology must achieve the 1.6 Tb/s line rate by 2027. Miss that window will force the ecosystem to route around you.

This is why networking’s share of [data center capex is rising](https://amritaroy.substack.com/p/ai-networking-companies-are-set-for?utm_medium=email) from roughly 5-10% today toward 15-20% by 2030. Networking is now a primary cost driver, not an infrastructure overhead.

## Why the Bottleneck Can’t Be Fixed With Interconnects Alone

The instinctive response – faster transceivers, denser cables, and higher line rates – does not solve the underlying problem..

As per-link bandwidth increases, the demands placed on every switching node in the network grow. A switch that was marginal at 400 Gb/s becomes a hard ceiling at 800 Gb/s. The interconnect upgrade exposes the switching layer, weighing down the entire process.

The consequences of attempting to bypass this bottleneck are concrete. Building cluster scale purely through point-to-point interconnects, routing around the switching layer to avoid its limitations, multiplies the laser sources required, drives power consumption up nonlinearly, and compounds complexity with every node added.

The switch is unavoidable. The only question is whether it performs well enough to no longer be the bottleneck.

## A Disaggregated Industry Building Integrated Systems

The AI infrastructure stack evolved as a collection of independently optimized parts of accelerators, transceivers, interconnects, switches, each developed to its own performance envelope, then handed to architects expected to make them work together.

The result is overengineering and wasted capacity. Designers must assume worst-case conditions at every interface. Network fabrics are specified for a generic workload that matches no actual deployment.

This is the crux of the issue: the industry is trying to solve a system-level problem with component-level thinking.

Wasted switching capacity leads to underutilized compute and power budgets that, by design, exceed actual needs. Trillion-dollar investments end up substantially less productive than they should be.

## Fixing the Bottleneck in Practice

Closing the gap between raw compute and delivered performance demands a different starting point. Rather than assembling a fabric from the best available parts, AI network architecture must begin with the workload and reason backward to the switching, interconnect, and interposer design that actually serves it. In practice, this means three things.

- Co-optimization across the stack: the interposer, interconnect, and switching layer are not independent variables. The network's performance envelope is set by how these layers interact: gains in one are routinely offset by constraints in another.
- Architecture-specific design: AI training, AI inference, and HPC workloads have fundamentally different traffic patterns, latency tolerances, and bandwidth utilization profiles. A reference architecture for training looks materially different from one designed for inference; generic designs serve neither workload well.
- Photonic packet-level, reconfigurable switching: Electronic packet switches hit hard limits at scale: power dissipation grows, latency floors don’t move, and silicon hits physical constraints. Photonic switching offers a path through these limits, but the architecture of that switching matters as much as the medium. Circuit switching suits predictable, long-duration flows. AI traffic is asymmetric, shifting dynamically as workloads move between training and inference. Photonic circuit switching cannot reconfigure quickly enough to avoid the idle periods that defeat the purpose of optical systems. Packet-level, reconfigurable photonic architectures solve this, preserving the low latency, high bandwidth, and energy efficiency of the optical medium.

## The Future of Networking

Nvidia has made networking one of its biggest divisions for good reason: returns on compute depend on whether the network can deliver at the speed required, without latency, congestion, or underutilization.

The switching layer must be a first-class design input. Existing switching architectures were built for a different era, and AI traffic patterns have already outgrown them.

The winners will be those who design from the workload outward, adopting architectures that can match the nature of AI traffic as it continues to grow. The rest will continue paying for compute they can’t use.